UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	· FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/762,572	01/23/2004	John Twynam	204552031600	3031
Barry F Brets	7590 01/23/2007		EXAM	INER
Barry E. Bretschneider Morrison & Foerster LLP			LEE, EUGENE	
Suite 300 1650 Tysons Boulevard			ART UNIT	PAPER NUMBER
McLean, VA 2			2815	•
SHORTENED STATUTOR	RY PERIOD OF RESPONSE	MAIL DATE	DELIVER	Y MODE
3 MC	ONTHS	01/23/2007	PAF	PER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		C	シん			
	Application No.	Applicant(s)	7			
	10/762,572	TWYNAM, JOHN				
Office Action Summary	Examiner	Art Unit				
·	Eugene Lee	2815				
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet	with the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPOWHICHEVER IS LONGER, FROM THE MAILING IN Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory perior Failure to reply within the set or extended period for reply will, by statue Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN. 136(a). In no event, however, may d will apply and will expire SIX (6) Mute, cause the application to become	IICATION. a reply be timely filed DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status .		•				
1) Responsive to communication(s) filed on 03						
3) Since this application is in condition for allow						
closed in accordance with the practice under	Ex parte Quayle, 1955 C	.D. 11, 455 O.G. 215.				
Disposition of Claims	•					
4)⊠ Claim(s) <u>1-3 and 5-7</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdr 5)☐ Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-3 and 5-7</u> is/are rejected.						
7) Claim(s) is/are objected to.	for election requirement					
8) Claim(s) are subject to restriction and	or election requirement.	·				
Application Papers		•				
9) The specification is objected to by the Examination 10) The drawing(s) filed on is/are: a) and a constant may not request that any objection to the Replacement drawing sheet(s) including the correction. 11) The oath or declaration is objected to by the	ccepted or b) objected on bijected on objected on objected on objection is required if the drawing of the drawi	rance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119		·				
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in incirity documents have be eau (PCT Rule 17.2(a)).	Application No en received in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	Paper I	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application 				

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khan et al. 5,192,987 in view of Yamashita et al. 6,995,397 B2. Khan discloses (see, for example, FIG. 5) a transistor (compound semiconductor FET) comprising a buffer layer (AlN layer) 38, substrate 37; a plurality of III-N layers comprising GaN layer 39 and Al_xGa_{1-x}N layer 41; source contact (source electrode) 43, gate contact (gate electrode) 47, and drain contact (drain electrode) 44. Khan does not disclose an n-type delta doped GaN layer. However, Yamashita discloses (see, for example, FIG. 1) a semiconductor device comprising a channel layer 20 wherein the channel layer comprises an n-type undoped layer 22, and an n-type delta doped layer 21. In column 23, lines 1-6, Yamashita discloses that GaN may be used. In the abstract, Yamashita discloses the electric field in the surface regions is weakened, thereby allowing the current drive force to increase. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have an n-type delta doped GaN layer in order to increase the current drive force of the transistor.

Regarding the limitation "AlN layer" in line 2 of claim 1, see, for example, column 4, lines 19-20 wherein Khan discloses the buffer layer comprising aluminum nitride (AlN).

Art Unit: 2815

3. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Khan et al. '987 in view of Yamashita et al. '397 B2 as applied to claims 1, and 2 above, and further in view of Phillips 6,770,902 B2. Khan in view of Yamashita does not disclose an insulating layer. However, Phillips discloses (see, for example, figure) a transistor comprising a gate insulation layer 32. In column 5, lines 58-65, Phillips discloses that the gate insulation layer forms a MISFET instead of a Schottky contact. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have an insulating layer in order to form another semiconductor device such as a MISFET (instead of a Schottky contact).

Page 3

4. Claims 5, and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khan et al. '987 in view of Yamashita et al. '397 B2 as applied to claims 1, and 2 above, and further in view of Inoue 6,639,255 B2. Khan in view of Yamashita does not disclose each of the semiconductor layers being of a C-plane Ga-surface type. However, Inoue discloses (see, for example, abstract) a semiconductor device comprising layers that have c facets of Ga atoms (C-plane Ga-surface type). In column 10, lines 65-67, Inoue discloses that such a structure prevents an increase of the source resistance and reduction of the leakage current. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have each of the semiconductor layers being of a C-plane Ga-surface type in order to prevent an increase of the source resistance and reduce the leakage current.

Regarding lines 5-6 of claim 5, Khan in view of Yamashita does not disclose the sheet doping concentration of the n-type delta doped III-N layer being within a range of 1X10¹³ cm⁻² to 2 X 10¹³ cm⁻²." However, it was well within the skills of an artisan in the art to optimize the

performance of a semiconductor device by adjusting the sheet doping concentration of a n-type delta doped III-N layer in order to increase the current drive force by weakening the electric field in the surface region. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to have sheet doping concentration of the n-type delta doped III-N layer is within a range of 1X10¹³ cm⁻² to 2 X 10¹³ cm⁻² because it was well within the skills of an artisan to optimize the performance of a semiconductor device by adjusting the sheet doping concentration in order to increase the current drive force by weakening the electric field in the surface region. See In re Aller, 105 USPQ 233.

Regarding lines 5-6 of claim 6, Khan in view of Yamashita does not disclose the sheet doping concentration of the n-type delta doped III-N layer being within a range of 5X10¹² cm⁻² to 1.5 X 10¹³ cm⁻²." However, it was well within the skills of an artisan in the art to optimize the performance of a semiconductor device by adjusting the sheet doping concentration of a n-type delta doped III-N layer in order to increase the current drive force by weakening the electric field in the surface region. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to have sheet doping concentration of the n-type delta doped III-N layer is within a range of 5X10¹² cm⁻² to 1.5 X 10¹³ cm⁻² because it was well within the skills of an artisan to optimize the performance of a semiconductor device by adjusting the sheet doping concentration in order to increase the current drive force by weakening the electric field in the surface region. See In re Aller, 105 USPQ 233.

Regarding the limitation "substrate is sapphire" in line 2 of claim 5, see, for example, column 2, lines 41-43, wherein Khan discloses the material of the substrate being sapphire.

Regarding the limitation "substrate is SiC" in line 2 of claim 6, see, for example, column 6, lines 7-10, wherein Khan discloses the material of the substrate being silicon carbide (SiC).

5. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Khan et al. '987 in view of Yamashita et al. '397 B2 as applied to claims 1, and 2 above, and further in view of Abrokwah et al. 5,895,929. Khan in view of Yamashita does not disclose an electronic circuit provided with the compound semiconductor FET. However, Abrokwah discloses (see, for example, column 1, lines 15-46) FETS being part of electronic circuits such as logic and control circuits, high speed digital circuits, and the like. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have an electronic circuit provided with the compound semiconductor FET in order to integrate the transistors in more robust devices.

Response to Arguments

6. Applicant's arguments filed 11/3/06 have been fully considered but they are not persuasive.

Regarding the applicant's argument on page 4, last paragraph of the amendment filed 11/3/06 that one of ordinary skill would have been motivated by the teachings of Yamashita to include a high-concentration delta doped layer 21 in the deeper portion of a well layer, but not to provide an n-type delta doped GaN layer between an undoped AlN layer and an undoped GaN layer, this argument is not persuasive because they are one in the same. Yamashita discloses a channel layer 20 wherein the channel layer contains a delta doped layer 21 at its bottom. Khan also discloses (see, for example, column 1, lines 65-69, and column 4, lines 21-22) a channel

Art Unit: 2815

layer 39, which is above a non-electrical functioning AlN buffer layer, which only coats the substrate 37. Including the delta doped layer 21 of Yamashita into Khan would place it at the bottom of Khan's channel layer 39 which would place the delta doped layer in between the AlN buffer layer 38, and channel region 39. The AlN layer only serves as a buffer layer that coats the surface of the substrate and does not serve an electrical function. Therefore, it is not consequential that the AlN buffer layer must be present in the Yamashita reference, and since the delta doped layer is made of the same material GaN as the GaN channel layer above it, the effect on the AlN buffer layer below it will be the same.

Regarding the applicant's argument on the top of page 5 that Khan does not disclose the HEMT with a "channel layer", this argument is not persuasive. Khan does indeed disclose (see, for example, FIG. 5, and column 4, lines 21-22) a channel layer 39. Therefore, it would have been obvious to modify this channel region by including the delta doped region of Yamashita in order to weaken the channel's surface electric field, and therefore strengthen the current drive force as disclosed by Yamashita.

Regarding the applicant's argument that Yamashita does not disclose nor teach reducing the 2HG in the HEMT, this argument is not persuasive. The fact that applicant uses a delta doped region for a different purpose does not alter the conclusion that its use in a prior art device would be prima facie obvious from the purpose disclosed in the reference." In re Lintner, 173 USPQ 560.

Also, it must be recognized that any judgment on obviousness is in any sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the invention was made, and

Art Unit: 2815

does not include knowledge gleaned only from the Applicant's disclosure, such a reconstruction is proper. In re McLaughlin, 443 F. 2d 1392; 170 USPQ 209 (CCPA 1971).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 571-272-1733. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Eugene Lee January 16, 2007

> EUGENE LEE PRIMARY EXAMINER